找回密碼
 To register

QQ登錄

只需一步,快速開始

掃一掃,訪問微社區(qū)

打印 上一主題 下一主題

Titlebook: Cryptographic Hardware and Embedded Systems - CHES 2009; 11th International W Christophe Clavier,Kris Gaj Conference proceedings 2009 ? Int

[復(fù)制鏈接]
樓主: FERN
51#
發(fā)表于 2025-3-30 11:51:05 | 只看該作者
An Efficient Method for Random Delay Generation in Embedded Softwaremethod for generation of random delays and a criterion for measuring the efficiency of a random delay countermeasure. We implement this new method along with the existing ones on an 8-bit platform and mount practical side-channel attacks against the implementations. We show that the new method is si
52#
發(fā)表于 2025-3-30 12:56:54 | 只看該作者
Higher-Order Masking and Shuffling for Software Implementations of Block Cipherswo main techniques are usually applied to thwart them: masking and operations shuffling. To benefit from the advantages of the two techniques, recent works have proposed to combine them. However, the schemes which have been designed until now only provide limited resistance levels and some advanced
53#
發(fā)表于 2025-3-30 18:32:24 | 只看該作者
A Design Methodology for a DPA-Resistant Cryptographic LSI with RSL Techniquesaphic hardware modules. The original RSL proposed in 2004 requires a unique RSL-gate for random data masking and glitch suppression to prevent secret information leakage through power traces. However, our new methodology enables to use general logic gates supported by standard cell libraries. In ord
54#
發(fā)表于 2025-3-30 22:25:02 | 只看該作者
A Design Flow and Evaluation Framework for DPA-Resistant Instruction Set Extensionscted logic styles have been proposed as an alternative to CMOS. However, they should only be used sparingly, since their area and power consumption are both significantly larger than for CMOS. We propose to augment a processor, realized in CMOS, with custom instruction set extensions, designed with
55#
發(fā)表于 2025-3-31 03:54:30 | 只看該作者
Hardware Accelerator for the Tate Pairing in Characteristic Three Based on Karatsuba-Ofman Multiplieic curves. We propose here a novel hardware implementation of Miller’s loop based on a pipelined Karatsuba-Ofman multiplier. Thanks to a careful selection of algorithms for computing the tower field arithmetic associated to the Tate pairing, we manage to keep the pipeline busy. We also describe the
56#
發(fā)表于 2025-3-31 07:59:39 | 只看該作者
Faster ,-Arithmetic for Cryptographic Pairings on Barreto-Naehrig CurvesN curves and choose curve parameters such that . multiplication becomes more efficient. The proposed algorithm uses Montgomery reduction in a polynomial ring combined with a coefficient reduction phase using a pseudo-Mersenne number. With this algorithm, the performance of pairings on BN curves can
57#
發(fā)表于 2025-3-31 11:19:45 | 只看該作者
58#
發(fā)表于 2025-3-31 17:00:17 | 只看該作者
59#
發(fā)表于 2025-3-31 19:03:32 | 只看該作者
Christopher G. Haswell,Jonathan Shachterion that allows to determine the number of the trial divisions for each prime candidate. Practical experiments are conducted, and countermeasures are proposed. For realistic parameters the success probability of our attack is in the order of 10–15?%.
 關(guān)于派博傳思  派博傳思旗下網(wǎng)站  友情鏈接
派博傳思介紹 公司地理位置 論文服務(wù)流程 影響因子官網(wǎng) 吾愛論文網(wǎng) 大講堂 北京大學(xué) Oxford Uni. Harvard Uni.
發(fā)展歷史沿革 期刊點(diǎn)評(píng) 投稿經(jīng)驗(yàn)總結(jié) SCIENCEGARD IMPACTFACTOR 派博系數(shù) 清華大學(xué) Yale Uni. Stanford Uni.
QQ|Archiver|手機(jī)版|小黑屋| 派博傳思國際 ( 京公網(wǎng)安備110108008328) GMT+8, 2025-10-10 12:28
Copyright © 2001-2015 派博傳思   京公網(wǎng)安備110108008328 版權(quán)所有 All rights reserved
快速回復(fù) 返回頂部 返回列表
京山县| 韩城市| 文昌市| 常州市| 台中市| 沙田区| 隆林| 延长县| 万源市| 登封市| 右玉县| 鹤山市| 顺义区| 呈贡县| 襄城县| 泽州县| 墨玉县| 东至县| 威远县| 昭苏县| 亚东县| 南皮县| 衡阳市| 呈贡县| 连江县| 翁牛特旗| 衡阳县| 女性| 逊克县| 乌苏市| 巴林左旗| 霍州市| 峨山| 洞口县| 湖口县| 新化县| 遂溪县| 自贡市| 寻甸| 澳门| 都安|